The 15th IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)

369 / 2019-01-14 16:05:40

A high speed fully self-timed SAR ADC with an on-chip adapative reference buffer

SAR ADC,fully self-timed,adaptive reference buffer,redundancy,monotonic switching

Plenary track > Analog Circuits

This paper presents a 12bit 100Ms/s fully-self timed SAR ADC. A timer circuit is introduced in order to self-time the sub-ADC settlement. Redundancy and monotonic switching techniques are adopted to further enhance the conversion speed. A source follower based high speed reference buffer is included on the chip. To adaptively adjust the drive strength under different PVT condition, a bias current adjustment feedback loop is designed. The proposed SAR ADC is designed with 55nm CMOS process, the active core circuit occupies an area of 560µm*320µm. The simulated result indicates that 75.2dB SFDR, 70.7dB SNR, 69dB SNDR are achieved.