A High Power Density Chip-on-Chip Gan-based Module with Ultra-Low Parasitic Inductance
ID:77 View Protection:ATTENDEE Updated Time:2021-07-21 20:05:55 Hits:1513 Oral Presentation

Start Time:2021-08-27 16:00(Asia/Shanghai)

Duration:15min

Session:Room1 Oral Session 1 » S3&S4WBG Device Applications, Package Design & Analysis

No files

Abstract
A 650V/120A rated half-bridge chip-on-chip GaN module has been proposed in this paper. The chip-on-chip structure allows to distribute decoupling capacitors close to each device, which can equalize the dynamic turn-on current of parallel devices and reduce the drain-source voltage overshoot. The effect of parasitic inductance on parallel devices is analyzed and optimized. By double-sided cooling, the module shows good thermal performance.
 
Keywords
GaN,modular
Speaker
Yi Zhang
Huazhong University of Science and Technology;State Key Laboratory of Advanced Electromagnetic Engineering and Technology

Submission Author
Yi Zhang Huazhong University of Science and Technology;State Key Laboratory of Advanced Electromagnetic Engineering and Technology
Zongheng Wu Huazhong University of Science and Technology
Cai Chen Huazhong University of Science and Technology;State Key Laboratory of Advanced Electromagnetic Engineering and Technology
Yong Kang Huazhong University of Science and Technology;School of Electrical and Electronic Engineering
Han Peng Huazhong University of Science and Technology
Submit Comment
Verify Code Change Another
All Comments
Important Date
  • Conference Date

    Aug 25

    2021

    to

    Aug 27

    2021

  • Apr 21 2021

    Abstract Submission Deadline

  • May 15 2021

    Abstract Notification of Acceptance

  • Jun 25 2021

    Final Paper Deadline

  • Aug 24 2021

    Contribution Submission Deadline

  • Aug 27 2021

    Registration deadline

Sponsored By
IEEE
IEEE ELECTRONIC DEVICE SOCIETY
Organized By
Huazhong University of Science and Technology