Three-Level Space Vector Modulation Method for Common-Mode Voltage Suppression
ID:31 View Protection:ATTENDEE Updated Time:2024-08-15 10:46:21 Hits:297 Oral Presentation

Start Time:Pending(Asia/Shanghai)

Duration:Pending

Session:No Session »

Presentation File

Tips: Only the registered participant can access the file. Please sign in first.

Abstract
The three-level Neutral-Point-Clamped (NPC) topology is widely used in the field of electric motor drive. However, common issues in three-level NPC inverter include neutral-point (NP) voltage balance and reduction of common-mode voltage (CMV). To overcome these problems, this paper proposes an improved modulation technique for suppressing the CMV and NP voltage unbalance. In vector substitution, some switching states with low CMV can be chosen to suppress CMV. In order to balance NP voltage, the NP unbalance voltages is adjusted by selecting the P-type or N-type small vector and adjusting the dwell times of vectors. Compared with conventional space vector pulse-width modulation (SVPWM), the proposed modulation technique can restrain both NP voltage deviation and CMV. In addition, the proposed modulation strategies analytical and calculated expression of NP current.
Keywords
Three-level inverter、neutral-point (NP) voltage balance、common-mode voltage (CMV)
Speaker
Yuhang Yao
Mr Yao Hubei Normal University

Submission Author
Yuhang Yao Hubei Normal University
Wu Zhou Hubei Normal University
Cheng Zhang Hubei Normal University
Xi Chen Hubei Normal University
Yuze Li Xiamen University of Technology
Submit Comment
Verify Code Change Another
All Comments
Important Date
  • Conference Date

    Nov 06

    2024

    to

    Nov 08

    2024

  • Sep 15 2024

    Draft paper submission deadline

  • Nov 08 2024

    Registration deadline

Sponsored By
Huazhong University of Science and Technology
Contact Information