130 / 1971-01-01 00:00:00
A 5-6ghz Cmos Receiver Front-end Design
CMOS,front-end,single-differential LNA,Gilbert mixer,image rejection
Draft Accepted
Zengqi Wang / Southeast University
Tailun Sun / Southeast University
Kai Zhang / Southeast University
Yang Guo / Southeast University
Tailun Sun / Southeast University
Kai Zhang / Southeast University
Zengqi Wang / Southeast University
Zhiqun Li / Southeast University
Tailun Sun / Southeast University
Kang Zhang / Southeast University
Yang Guo / Southeast University
Zhiqun Li / Southeast University
Yang Guo / Southeast University
Tailun Sun / Southeast University
Kai Zhang / Southeast University
Zengqi Wang / Southeast University
Zhiqun Li / Southeast University
曾祺 王 / 东南大学
杨 郭 / 东南大学射频与光电集成电路研究所
This paper presents a 5-6GHz CMOS receiver front-end design based on 0.18um CMOS process. The CMOS receiver front-end consists of a single-differential low noise amplifier (LNA), a quadrature down-conversion mixer and a RC polyphase filter. The post-simulation results show the voltage gain is 17.23-20.85dB at 5-6GHz under 3.3V power supply, the NF (noise figure) is 8.46dB, the input matching S11 is under –19.26dB, the input referenced 1 dB compression point (IP1dB) is –14.28dBm and the image rejection ratio is 48.77dBc.
Important Date
  • Conference Date

    Nov 17

    2014

    to

    Nov 19

    2014

  • Oct 10 2014

    Draft paper submission deadline

  • Oct 31 2014

    Final Paper Deadline

  • Nov 19 2014

    Registration deadline

Sponsored By
IEEE
Contact Information