Introduction
Computer manufacturers have embarked on the many-core roadmap, promising to add more and more cores/hardware threads on their chips. The ever-increasing number of cores and heterogeneity in architectures has placed new burdens on the programming community. Software needs to be parallelized and optimized for accelerators such as GPUs in order to take advantage of the new breed of multi-/many-core computers. As a result, progress in how to easily harness the computing power of multi-core architectures is in great demand.
Call for paper
Important date
Submission Topics
Papers are sought on topics including, but not limited to:
Multi-core architectures
-
Architectural support for compilers/programming models
-
Processor (core) architecture and accelerators, in particular GPUs
-
Memory system architecture
-
Performance, power, temperature, and reliability issues
Heterogeneous computing
-
Algorithms and data structures for heterogeneous systems
-
Applications for heterogeneous computing and real-time graphics
Programming models for multi-core architectures
-
Language extensions
-
Run-time systems
-
Compiler optimizations and techniques
Benchmarking of multi-/many-core architectures
-
Tools for discovering and understanding parallelism
-
Tools for understanding performance and debugging
-
Case studies and performance evaluation
All Comments
Important Date
-
Jan 24
2018
Conference Date
-
Nov 05 2017
Draft paper submission deadline
-
Dec 08 2017
Draft Paper Acceptance Notification
-
Jan 24 2018
Registration deadline
Contact Information
- Miquel Pericàs
- mi******@chalmers.se
- Ferad Zyulkyarov
- fe******@bsc.es
Submit Comment