This year's SELSE workshop features three keynote talks. Bill Dally (Nvidia / Stanford University) will discuss resilience issues for ExaScale systems and some open challenges. Karl Greb (Texas Instruments) will bridge the gap between two domains by helping semiconductor developers understand how silicon errors are considered in current functional safety state-of-the-art. Finally, Tom Pawlowski (Micron) will explore error sources found in the latest generation DRAM and NAND device subsystems and discuss general principles of useful error mitigation methods. A panel discussion with industry experts Norbert Seifert (Intel), Charles Slayman (Cisco), and Vikas Chandra (ARM) will discuss whether all reliability issues have been resolved for late CMOS technologies.
Apr 01
2014
Apr 02
2014
Abstract Submission Deadline
Registration deadline
2022-05-19
2022 18th IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE)2021-04-21 United States Los Angeles
2021 17th IEEE Workshop on Silicon Errors in Logic - System Effects2019-03-26 United States Palo Alto
2019 15th IEEE Workshop on Silicon Errors in Logic - System Effects2018-04-03 United States
2018 14th IEEE Workshop on Silicon Errors in Logic - System Effects2017-03-21 United States Boston,USA
2017 13th IEEE Workshop on Silicon Errors in Logic - System Effects2016-03-29 United States Austin
2016 12th IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE)2015-03-31 United States
The 11th Workshop on Silicon Errors in Logic - System Effects2013-03-26 United States
2013 IEEE Workshop on Silicon Errors in Logic - System Effects
Submit Comment