The 24th International Symposium on the Physical and Failure Analysis of Integrated Circuits ( IPFA 2017 ) is organized by the IEEE Reliability / CPMT / ED Singapore Chapter, IEEE Electron Devices Society Chengdu Chapter and the University of Electronic Science and Technology of China ( UESTC ) . The Symposium is technically co-sponsored by the IEEE Electron Device Society and IEEE Reliability Society.
IPFA 2017 will be devoted to the fundamental understanding of the physical mechanisms governing failure in a large variety of advanced semeconductor devices and the electrical - physical failure analysis techniques, methodologies and tools that could be use to reliably identify the root cause of failure in these devices.
The Technical Programme Committee is inviting papers related, but not limited to, the following areas:
Sample Preparation, Metrology and Defect Characterization
Die-Level / Package / System-Level Failure Analysis Case Studies
Advanced Fault Isolation Techniques
Advanced Physical Failure Analysis Techniques
Front-End of Line ( FEOL ) Reliability
Back-End of Line ( BEOL ) Reliability
Package-Level Reliability
Non-Volatile Memory ( NVM ) and Non-Silicon Device Reliability
Jul 04
2017
Jul 07
2017
Abstract Submission Deadline
Draft paper submission deadline
Draft Paper Acceptance Notification
Final Paper Deadline
Registration deadline
2023-07-23 Malaysia Pulau Pinang
2023 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits2022-07-18 Singapore Singapore
2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits2021-09-15
2021 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits2018-07-16 Singapore
2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits2016-07-18 Singapore Singapore
2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits2013-07-15 China 苏州市
The 20th International Symposium on the Physical and Failure Analysis of Integrated Circuits
Submit Comment